Z-FET: A promising FDSOI device for ESD protection
نویسندگان
چکیده
http://dx.doi.org/10.1016/j.sse.2014.04.032 0038-1101/ 2014 Elsevier Ltd. All rights reserved. ⇑ Corresponding author at: STMicroelectronics, 850 rue Jean Monnet, F-38926 Crolles Cedex, France. E-mail address: [email protected] (Y. Solaro). Yohann Solaro a,b,c,⇑, Jing Wan , Pascal Fonteneau , Claire Fenouillet-Beranger , Cyrille Le Royer , Alexander Zaslavsky , Philippe Ferrari , Sorin Cristoloveanu c
منابع مشابه
A systematic study of the sharp-switching Z-FET device: From mechanism to modeling and compact memory applications
This paper presents a systematic study of a sharp-switching device built in fully-depleted silicon-oninsulator (FD-SOI) that we have called Z-FET, as it features zero subthreshold swing (<1 mV/decade of current) and zero impact ionization. The Z-FET is a compact device with a single front gate that experimentally demonstrates a current ION/IOFF ratio >10 at low supply voltage, as well as gate-c...
متن کاملOn-Chip ESD Protection Design for Ics
This tutorial paper reviews the state of knowledge of on-chip ESD (electrostatic discharging) protection circuit design for integrated circuits. The discussion covers critical issues in ESD design, such as, ESD test models, ESD failure mechanism, ESD protection structures, ESD device modeling, ESD simulation, ESD layout issues, and ESD influences on circuit functionality, etc. This review serve...
متن کاملLow-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
Electrostatic discharge (ESD) protection design for high-speed input/output (I/O) interface circuits in a 130-nm CMOS process is presented in this paper. First, the ESD protection diodes with different dimensions were designed and fabricated to evaluate their ESD levels and parasitic effects in gigahertz frequency band. With the knowledge of the dependence of device dimensions on ESD robustness...
متن کاملOptimisation du procédé de réalisation pour l'intégration séquentielle 3D des transistors CMOS FDSOI (Process optimization for 3D sequential integration of FDSOI CMOS transistors)
Process optimization for 3D sequential integration of FDSOI CMOS transistors Low temperature (LT) process is gaining interest in the frame of 3D sequential integration where limited thermal budget (<650 oC) is needed for top FET to preserve bottom FET from any degradation and also in the standard planar integration for achieving ultra-thin EOT and work function control with high-k metal gate wi...
متن کاملSCR-Based Advanced ESD Protection Device for Low Voltage Application
This paper proposed a silicon controller rectifier (SCR) based ESD protection device to protect low voltage ESD for integrated circuit. The proposed ESD protection device has low trigger voltage and high holding voltage compared with conventional SCR-based ESD protection devices. The proposed ESD protection circuit is verified and compared by TCAD simulation. This paper verified effective low v...
متن کامل